首页>
外国专利>
ESD protection power clamp for suppressing ESD events occurring on power supply terminals
ESD protection power clamp for suppressing ESD events occurring on power supply terminals
展开▼
机译:ESD保护电源钳,用于抑制电源端子上发生的ESD事件
展开▼
页面导航
摘要
著录项
相似文献
摘要
An ESD protection power clamp for suppressing ESD events. A clamping transistor having power source connections connected across the power supply terminals of an integrated circuit is connected to clamp the voltage during an ESD event. An RC timing circuit defines a time interval where ESD voltage for triggering the FET out of conduction. An inverter circuit connects the RC and timing circuit to the clamping FET. A dynamic feedback transistor is connected in series with one stage of the inverter and the power supply. During an ESD event, the feedback transistor delays the time for disabling the FET transistor, providing increased immunity against mistriggering of the clamping transistor, and forces the circuit to reset following the mistrigger event.
展开▼