Nano - Microscale Electrical Characterization of Copper Thru Silicon Vias in 3D Stacked Integrated Circuits

摘要

This paper describes the implementation of different electrical measurements techniques and systems operating at nano and micro scales for the electrical characterization of copper filled Thru Silicon Vias used for 3D integrated circuits interconnects and defect detection in such vias.