A Floor planning Algorithm for Novel Three-dimensional Nano Integrated Circuits

摘要

A floor planning algorithm for novel carbon nanotube based three-dimensional integrated circuits is proposed. It is based on ant colony algorithm. The proposed algorithm can optimize the area and area-delay for the single device layer in the three-dimensional integrated circuits, and then optimize the whole 3D IC's area and delay. After the optimization, the performance can improve about 15%.