首页> 外文会议>International Conference "Mixed Design of Integrated Circuits and Systems" >A Wide Band Fractional-N Synthesizer in 0.18μm CMOS Process
【24h】

A Wide Band Fractional-N Synthesizer in 0.18μm CMOS Process

机译:宽带分数-N合成器,在0.18μmCMOS过程中

获取原文
获取外文期刊封面目录资料

摘要

In this paper, a wideband synthesizer with output range of 2.1GHz-2.5GHz and resolution of 1MHz and input reference of 50Mhz is proposed. In this method, firstly, by the Integer-N synthesizer based on PLL and constructed of blocks of PFD, CP, VCO and Frequency divider the input is increased with integer coefficients and it produces frequencies 2.1GHz, 2.15GHz,..., 2.5GHz very quickly. To get 1MHz steps in the output, a second loop that consists of blocks FVC, VCO and Voltage divider is used. In this method, the input frequency is high compared to the conventional methods, so the first loop will be locked very fast and the second loop will quickly move the output in steps 1MHz. As a result, changing channels will be very quick. This structure is very simple and has a low power consumption and a low output jitter, the proposed structure is designed in 0.18um CMOS process.
机译:本文提出了具有2.1GHz-2.5GHz的输出范围的宽带合成器和1MHz的分辨率和50MHz的输入参考。在该方法中,首先,通过基于PLL的整数-N合成器并由PFD,CP,VCO和分频器构造的构造,输入的输入随着整数系数而增加,它产生频率2.1GHz,2.15GHz,...,2.5 GHz非常迅速。要在输出中获取1MHz步骤,使用由块FVC,VCO和分压器组成的第二循环。在此方法中,与传统方法相比,输入频率高,因此第一环路将锁定非常快,第二回路将在步骤1MHz中快速移动输出。结果,更改频道将非常快。该结构非常简单,具有低功耗和低输出抖动,所提出的结构设计成0.18um CMOS工艺。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号