首页> 外文会议>IEEE International New Circuits and Systems Conference >Bipolar ReRAM Based non-volatile flip-flops for low-power architectures
【24h】

Bipolar ReRAM Based non-volatile flip-flops for low-power architectures

机译:基于Bipolar Reram的低功耗架构的非易失性触发器

获取原文
获取外文期刊封面目录资料

摘要

Resistive Random Access Memories (ReRAMs) fabricated in the back-end-of-line are a promising breakthrough for including permanent retention mechanisms in embedded systems. This low-cost solution opens the way to advanced power management schemes. In this paper, we propose novel design architecture of a non-volatile flip-flop based on Bipolar ReRAMs (Bi-RNVFF). Compared to state-of-the-art Data-Retention flip-flop (with Balloon latch), the proposed design is 25% smaller due to 6T structure compared to the 8T structure of Data-Retention flip-flop. Moreover, being non-volatile, the proposed architecture exhibits a zero leakage compared to a Data-Retention Flip-Flop, which consumes ∼3.2µW in sleep mode (leakage) for a 10K Flip-Flop design implemented in 22nm FDSOI technology. Our simulation results show that Bi-RNVFF is a true alternative for future “Power-on, Power-off” application adding Non-Volatility without significant burdening of the existing architectures.
机译:在线后端制造的电阻随机存取存储器(RERAMS)是在嵌入式系统中包括永久保留机制的有希望的突破。这种低成本解决方案为先进电源管理方案开辟了道路。在本文中,我们提出了基于双极Rerams(Bi-RNVFF)的非易失性触发器的新颖设计架构。与最先进的数据保留触发器(带气球锁存器)相比,由于数据保留触发器的8T结构相比,所提出的设计是由于6T结构相比的25%。此外,与数据保留触发器相比,所提出的架构具有零泄漏,其在22nm FDSOI技术中实现的10K触发器设计中的睡眠模式(泄漏)消耗~3.2μW。我们的仿真结果表明,Bi-RNVFF是未来“上电,断电”应用的真实替代方案,而不会对现有架构的严重负担显着负担。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号