首页> 外文会议>Berkeley Symposium on Energy Efficient Electronic Systems >Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs
【24h】

Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs

机译:超薄无迟滞负电容FET的器件设计注意事项

获取原文

摘要

We present a simulation-based analysis of device design for ultra-thin body non-hysteretic Negative-Capacitance-FET (NCFET). Subthreshold swing dependencies on the relationship between the negative capacitance (from ferroelectric) and the positive capacitance (from the underlying MOSFET) are illustrated. To achieve less than 60mV/decade swing and hysteresis free operation, the negative capacitance needs to be smaller than the gate oxide capacitance, and be larger than the total underlying MOSFET capacitance within the operating voltage.
机译:我们介绍了基于仿真的超薄体非迟滞负电容FET(NCFET)器件设计的分析。图示了亚阈值摆幅依赖于负电容(来自铁电体)和正电容(来自基础MOSFET)之间的关系。为了实现小于60mV /十年的摆幅和无滞后操作,负电容必须小于栅极氧化物电容,并且必须大于工作电压范围内的基础MOSFET总电容。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号