The asynchronous 24MB on-chip level-3 cache for a dual-core Itanium family processor

摘要

The 24MB level-3 cache on a dual-core Itanium® processor has more than 1.47G transistors. The cache uses an asynchronous design to reduce latency and power, and it includes other power saving and reliability improvement features. The 5-cycle array ope