首页> 外文会议>2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC) >An optimal algorithm for layer assignment of bus escape routing on PCBs
【24h】

An optimal algorithm for layer assignment of bus escape routing on PCBs

机译:PCB上总线逃逸路由的层分配的最佳算法

获取原文

摘要

Bus escape routing is a critical problem in modern PCB design. Due to the huge pin count and high density of the pin array, it usually requires multiple layers to route the buses without any conflict. How to assign the escape routing of buses to different layers becomes an important issue. In addition, some buses are required to be assigned on consecutive layers, which adds more difficulties to the layer assignment problem. In this paper, we propose a branch-and-bound based algorithm that optimally solves the layer assignment problem of bus escape routing. Our algorithm guarantees to produce a feasible layer assignment of the buses with a minimum number of layers. We applied our algorithm on industrial data and the experimental results validate our approach.
机译:总线逃生布线是现代PCB设计中的关键问题。由于引脚数巨大且引脚阵列的密度高,通常需要多层布线来路由总线,而不会产生任何冲突。如何将总线的逃生路由分配给不同的层成为一个重要的问题。另外,要求在连续的层上分配一些总线,这给层分配问题增加了更多的困难。在本文中,我们提出了一种基于分支定界的算法,可以最佳地解决公交逃生路由的层分配问题。我们的算法保证以最少的层数产生可行的总线层分配。我们将我们的算法应用于工业数据,实验结果验证了我们的方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号