首页> 外文会议>2010 Asia Pacific Conference on Circuit and Systems >An efficient ODT calibration scheme for improved signal integrity in memory interface
【24h】

An efficient ODT calibration scheme for improved signal integrity in memory interface

机译:一种有效的ODT校准方案,可改善存储器接口中的信号完整性

获取原文

摘要

An Input Output (IO) Buffer for memory Interface is proposed with the concept of a merged driver which helps in improving the linearity of the driver with a reduced area. A novel calibration scheme is proposed which can adjust larger driver resistance and termination impedance changes for temperature and voltage drifts in a fewer cycles of system clock which will improve the valid data window.
机译:提出了用于存储器接口的输入输出(IO)缓冲区,其概念具有合并驱动器的概念,该驱动器有助于以减小的面积来提高驱动器的线性度。提出了一种新颖的校准方案,该方案可以在较少的系统时钟周期内针对温度和电压漂移调整较大的驱动器电阻和端接阻抗变化,从而改善有效数据窗口。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号