首页> 外文会议>Conference on technical program >CRITICAL ISSUES WITH CHIP SCALE PACKAGES (CSPs)
【24h】

CRITICAL ISSUES WITH CHIP SCALE PACKAGES (CSPs)

机译:芯片尺度包的关键问题(CSP)

获取原文

摘要

CSPs will mainly be targeted for the lower leadcount, form factor constrained applications for the first generation of products. The migration to higher leadcount applications will only happen after the thermal issues, routing costs and complexities, and testing issues are resolved. The introduction of lower leadcount ICs in a CSP is advantageous to the industry as a whole because it will push the development of the technology and infrastructure to support this package option. The more complex, higher leadcount packages will follow in the footsteps of the lower end packages once the issues are resolved. In the meantime, higher complexity parts will stay on safer ground, with already established BGA or QFP type packages that can handle the thermal electrical, and routing issues.
机译:CSP主要是针对较低的LeadCOUNT,形成第一代产品的因素受限应用。迁移到更高的LeadCount应用程序只会在热问题,路由成本和复杂性之后发生,并解决测试问题。在CSP中引入较低的LeadCount ICS对整个行业有利的是,它将推动技术和基础架构的开发来支持此包选项。一旦问题解决,就越复杂,更高的Leadcount包将在下端包的脚步中遵循。与此同时,更高的复杂性部件将保持更安全的地面,已经建立了可以处理热电电气和路由问题的BGA或QFP型包。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号