Performance improvement in a binary phase comparator type PLL frequency synthesizer

摘要

In a phase locked loop (PLL) frequency synthesizer with a binary phase comparator, ringing is hard to suppress. In this paper, we propose a PLL frequency synthesizer with a modified binary phase comparator which can solve the above problem. The effectiveness of the proposed method is confirmed by PSpice simulation results.