Rapid Failure Analysis Using Contamination-Defect-Fault (CDF) Simulation

摘要

This paper describes a new methodology for rapid failure analysis. The methodology is based on the simulator CODEF, which is able to map the effects of contamination deposited on an IC during any stage of the manufacturing process, onto circuit-level faults. The utilization of such a capability in failure analysis is illustrated with examples.