首页>
外国专利>
AUTOMATIC SIMULATION FAILURES ANALYSIS FLOW FOR FUNCTIONAL VERIFICATION
AUTOMATIC SIMULATION FAILURES ANALYSIS FLOW FOR FUNCTIONAL VERIFICATION
展开▼
机译:功能验证的自动仿真故障分析流程
展开▼
页面导航
摘要
著录项
相似文献
摘要
Disclosed is a system and method for automatically diagnosing an error by performing failure analysis of functional simulation pertaining to a Design Under Verification (DUV) or System Under Verification (SUV). A prediction unit generates a set of expected output packets upon processing a set of input packets' copy. A comparison unit compares an actual output packet, from the set of actual output packets, with an expected output packet, from the set of expected output packets, corresponding to the actual output packet. When there is a mismatch, the actual output packet is compared with at least one subsequent expected output packet until the match is found. The diagnosing unit automatically diagnoses at least one of a packet drop error, an ordering error, an error in routing, by performing a systematic failure analysis and reports a diagnostic information and/or default diagnostic information associated with the error.
展开▼