REDUCING THE LOGIC-LEVEL OF THE COMBINATIONAL CIRCUITS

摘要

Boolean function factoring method with the objective of the logic - level minimization is discussed in this paper. An optimization algorithm for combinational logic circuits is proposed based on Lawler's clustering algorithm and sublogic structural transformation.