首页> 外文会议>International Conference on Modeling and Simulation of Microsystems Mar 27-29, 2000, San Diego, CA, USA >A Novel Method for the De-Embedding of S-Parameters of Double Heterojunction δ-doped PHEMTs - Modeling and Measurements
【24h】

A Novel Method for the De-Embedding of S-Parameters of Double Heterojunction δ-doped PHEMTs - Modeling and Measurements

机译:双异质结δ掺杂PHEMT S参数去嵌入的新方法-建模与测量

获取原文
获取原文并翻译 | 示例

摘要

A simple and accurate method for extracting small-signal signal equivalent circuit for double heterojunction δ-doped PHEMTs was developed. The circuit elements were extracted from the S-parameters of PHEMTs. Parasitic inductances L_g, L_d and L_s were determined from the on-wafer-short S-parameter data. We have observed skin effect on the series resistive elements of on-wafer-short, which has been given due consideration in our model. The parasitic pad capacitances C_(pg) and C_(pd) were calculated from the S-parameters of PHEMTs measured at drain bias of zero volts and gate bias at pinch-off condition. The source and drain resistances (R_s and R_d) of PHEMTs were determined after de-embedding the S-parameters of PHEMTs measured at forward gate bias voltage and zero drain bias voltage condition using already determined external parasitic elements. Finally, the model has been verified by comparing the measured S-parameter data under active bias condition against those calculated from the small-signal equivalent circuit.
机译:提出了一种简单准确的双异质结δ掺杂PHEMT小信号信号等效电路提取方法。电路元件是从PHEMT的S参数中提取的。寄生电感L_g,L_d和L_s是由晶圆上短S参数数据确定的。我们已经观察到皮肤对短晶片上串联电阻元件的影响,在我们的模型中已对此给予了应有的考虑。寄生焊盘电容C_(pg)和C_(pd)由在零伏漏极偏置和夹断条件下的栅极偏置下测得的PHEMT的S参数计算得出。在使用已经确定的外部寄生元件去嵌入在正向栅极偏置电压和零漏极偏置电压条件下测得的PHEMT的S参数后,确定PHEMT的源极和漏极电阻(R_s和R_d)。最后,通过将在有源偏置条件下测得的S参数数据与从小信号等效电路计算出的S参数数据进行比较,对模型进行了验证。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号