【24h】

Micro Unetched Oxide Defects during Buffered Oxide Etchant Process

机译:缓冲氧化物蚀刻过程中的微细未蚀刻氧化物缺陷

获取原文

摘要

There are two oxide regions for high and low voltages in NAND flash memory devices, in order to improve their program speed and reliability. Generally, the two regions are created by pattern blocking using photoresists followed by etching of the low voltage oxide with BOE(Buffered Oxide Etchant). However, as the 10nm scale NAND flash devices are massively manufactured, 0.2um size defects after oxide etching with BOE are newly detected. Partially unetched oxide defects in the low voltage oxide region causes the thicker tunnel oxide and influences abnormal electron's tunneling. As a result, program and erase speeds are declined on the relevant transistor, and it causes a yield drop by the degradation of electrical characteristics. As possible sources of the defects, the micro impurities in the chemical or the micro bubbles from surfactant are suspected, but real root cause has not yet been known. In this study, the effects of filter pore size and nozzle movement of cleaning equipment on oxide etching are examined in other to reduce the defects.
机译:NAND闪存设备中有两个用于高电压和低电压的氧化区域,以提高其编程速度和可靠性。通常,通过使用光致抗蚀剂进行图案阻挡,然后用BOE(缓冲氧化物蚀刻剂)蚀刻低压氧化物来创建两个区域。但是,随着10nm规模NAND闪存器件的大规模生产,用BOE进行氧化物刻蚀后新发现了0.2um尺寸的缺陷。低压氧化物区域中的部分未蚀刻的氧化物缺陷会导致较厚的隧道氧化物并影响异常电子的隧穿。结果,相关晶体管上的编程和擦除速度下降,并且由于电特性的降低而导致成品率下降。作为缺陷的可能来源,怀疑是化学物质中的微小杂质或表面活性剂产生的微小气泡,但真正的根本原因尚不清楚。在这项研究中,还研究了过滤器孔径和清洁设备的喷嘴移动对氧化物蚀刻的影响,以减少缺陷。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号