首页> 外文会议>IEEE International Conference on Integrated Circuits and Microsystems >The design of a kind of 1553B bus test unit based on multi-core DSP and FPGA
【24h】

The design of a kind of 1553B bus test unit based on multi-core DSP and FPGA

机译:一种基于多核DSP和FPGA的1553B总线测试单元的设计

获取原文

摘要

This paper describes the design of a kind of 1553B bus test unit based on multi-core DSP and FPGA. It is used to realize the 1553B bus protocol test and electrical performance test. This paper mainly describes the design of the 1553B bus protocol analysis module for protocol test, the design of the high-speed ADC module for signal acquisition, the design of the high-speed DAC for signal generation and fault injection, the design of the impedance test network for impedance test, and the design of the processing and control module. The test unit to realize 1553B bus test is convenient, highly reliable and of good scalability.
机译:本文介绍了一种基于多核DSP和FPGA的1553B总线测试单元的设计。用于实现1553B总线协议测试和电气性能测试。本文主要介绍用于协议测试的1553B总线协议分析模块的设计,用于信号采集的高速ADC模块的设计,用于信号生成和故障注入的高速DAC的设计,阻抗的设计测试网络进行阻抗测试,以及处理和控制模块的设计。实现1553B总线测试的测试单元方便,高度可靠且具有良好的可扩展性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号