首页> 外文期刊>電子情報通信学会技術研究報告. 画像工学. Image Engineering >Design of Multi-Functional Memory Based on FPGAs for DSPs
【24h】

Design of Multi-Functional Memory Based on FPGAs for DSPs

机译:基于FPGA的DSP多功能存储器的设计

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents novel DSP systems containing a multi-functional memory that consist of both a reconfigurable device and a general-purpose memory. In general, DSP system architectures, which can support complex processing, are multi-processor based DSP systems and DSP systems with hardware acceleration. The novel DSP systems, which connect FPGA between a DSP and a memory for the DSP, can accelerate the complex processing that can not show performance sufficient in those architectures. The novel DSP system is evaluated on an original hardware platform called RYUOH that consists of an FPGA, a DSP, and a dual-inline memory module. We confirmed that the performance of a JPEG encoder with multi-functional memory improved about 33% rather than it without the memory.
机译:本文提出了一种新颖的DSP系统,其中包含一个多功能存储器,该多功能存储器由可重新配置的设备和通用存储器组成。通常,可以支持复杂处理的DSP系统架构是基于多处理器的DSP系统和具有硬件加速功能的DSP系统。在FPGA和DSP的存储器之间连接FPGA的新型DSP系统可以加速复杂的处理,而这些处理在这些架构中无法表现出足够的性能。这种新颖的DSP系统在称为RYUOH的原始硬件平台上进行了评估,该平台由FPGA,DSP和双列直插式存储模块组成。我们确认,具有多功能内存的JPEG编码器的性能比没有内存的情况提高了约33%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号