首页> 外文会议>Field programmable logic and applications >Hardware implmentation techniques for recursive calls and loops
【24h】

Hardware implmentation techniques for recursive calls and loops

机译:递归调用和循环的硬件实现技术

获取原文
获取原文并翻译 | 示例

摘要

Field Programable Gate Arrays (FPGAs) begin to show better performance than microprocessors in many application areas because of drastic improvement of the size and speed. In the near future, FPGAs will be directly attached to or involved in microprocessors as accelerators that execute algorithms written in programming languages. In this paper, we show hardware implementation techniques (multi-thread execution and speculative execution) for recursive calls and loops, which are the most time exhaustive parts in many application programs written in programming languages. These techniques can be employed with very little overheads in clock cycle speed and circuit size. Experiments on simple compinatorial problems show 4.1-6.7 times of speedup compared with a workstation (Ultra-Sparc 200MHz).
机译:现场可编程门阵列(FPGA)在尺寸和速度方面都得到了极大的改善,在许多应用领域中,它们开始表现出比微处理器更好的性能。在不久的将来,FPGA将作为加速器直接连接到微处理器或包含在微处理器中,以执行以编程语言编写的算法。在本文中,我们展示了用于递归调用和循环的硬件实现技术(多线程执行和推测性执行),这是许多用编程语言编写的应用程序中最耗时的部分。可以以很少的时钟周期速度和电路尺寸开销来使用这些技术。对简单组合问题的实验表明,与工作站(Ultra-Sparc 200MHz)相比,其提速是其4.1-6.7倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号