首页> 外文会议>International workshop on field programmable logic and applications >Hardware implmentation techniques for recursive calls and loops
【24h】

Hardware implmentation techniques for recursive calls and loops

机译:递归调用和循环的硬件实现技术

获取原文

摘要

Field Programable Gate Arrays (FPGAs) begin to show better performance than microprocessors in many application areas because of drastic improvement of the size and speed. In the near future, FPGAs will be directly attached to or involved in microprocessors as accelerators that execute algorithms written in programming languages. In this paper, we show hardware implementation techniques (multi-thread execution and speculative execution) for recursive calls and loops, which are the most time exhaustive parts in many application programs written in programming languages. These techniques can be employed with very little overheads in clock cycle speed and circuit size. Experiments on simple compinatorial problems show 4.1-6.7 times of speedup compared with a workstation (Ultra-Sparc 200MHz).
机译:现场可编程门阵列(FPGA)开始在许多应用领域的微处理器中显示出更好的性能,因为大小和速度的急剧提高。在不久的将来,FPGA将直接附加到或涉及微处理器,作为在编程语言中编写的算法的加速器。在本文中,我们显示了用于递归调用和循环的硬件实现技术(多线程执行和投机执行),这些技术是以编程语言编写的许多应用程序中最穷举的最穷举部分。这些技术可以在时钟周期速度和电路尺寸中具有很少的开销。与工作站(Ultra-Sparc 200MHz)相比,简单的Compinatial问题的实验显示了4.1-6.7倍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号