首页> 外文会议>Dielectrics for nanosystems 4: Materials science, processing, reliability, and manufacturing >Towards the Ultimate Scaling of MOSFET Gate Dielectrics - Direct Contact of High-k and Silicon-
【24h】

Towards the Ultimate Scaling of MOSFET Gate Dielectrics - Direct Contact of High-k and Silicon-

机译:迈向MOSFET栅极电介质的最终定标-High-k和Silicon-

获取原文
获取原文并翻译 | 示例

摘要

In this paper, we report our approaches in realizing high-k/Si interface without SiOx based interfacial layer by introducing Lanthanum silicates as interfacial layer at the interface of high-k dielectric and Si substrate. We also demonstrated the usefulness of 'Direct Contact' of high-k with Si through a lanthanum silicate interlayer in the scaling of EOT beyond 0.5nm.
机译:在本文中,我们通过在高k电介质和Si衬底的界面引入硅酸镧作为界面层,报告了在没有SiOx基界面层的情况下实现高k / Si界面的方法。我们还证明了通过硅酸镧夹层使高k与Si“直接接触”在EOT结垢超过0.5nm时的有用性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号