Clean pattern matching for full chip verification

摘要

Layout verification is essential in the cutting-edge generation. Generally, it uses a lithography simulation (LithographyCompliance Check: LCC) and requires a lot of calculation time. In order to reduce LCC time, we propose a clean patternmatching method