首页> 外文会议>Conference on Emerging Lithographic Technologies Ⅴ Feb 27-Mar 1, 2001, Santa Clara, USA >Tunable Anti-Reflective Coatings with Built-in Hard Mask Properties Facilitating Thin Resist Processing
【24h】

Tunable Anti-Reflective Coatings with Built-in Hard Mask Properties Facilitating Thin Resist Processing

机译:具有内置硬掩模特性的可调谐抗反射涂层,可促进薄抗蚀处理

获取原文
获取原文并翻译 | 示例

摘要

Patterning sub-150 nm features in dielectric stacks using single layer resist processes in conjunction with organic anti-reflective coatings (ARCs) is becoming very difficult. Typical organic ARC-open etch processes suffer from poor ARC-to-resist selectivities (~0.7), and are accompanied by critical dimension (CD) losses. The resist remaining is often not sufficient to prevent artifacts such as substrate 'microcrevicing' during subsequent etches. PECVD-deposited titanium nitride and silicon oxynitride films have been investigated as ARC layers but their basic nature has caused residue formation at the resist/ARC interface. We have developed a PECVD-deposited material, TERA (Tunable Etch-Resistant ARC) that acts as an ARC at 248 nm and 193 nm wavelengths and provides excellent etch selectivity to resist surpassing those attained with organic ARCs~+. In addition, this material demonstrates excellent hard mask properties for subsequent dielectric etch steps. The optical properties of these films can be easily tuned to minimize substrate reflectance at either imaging wavelength by controlling the precursor composition and deposition conditions. The films are compatible with 248 nm and 193 nm resists - no footing, undercut or residue is observed during patterning. The films can be etched selectively to resist (selectivity ~2.5) that translates to less resist consumption during the ARC-open etch. Compared to resists, TERA demonstrates better etch resistance while patterning dielectric stacks ―the silicon oxide-to-TERA selectivity exceeds 8. In this paper, the excellent optical tunability and substrate reflectivity control achieved with TERA are discussed. Clean lithography using 248 nm, 193 nm and e-beam resists is shown. The etch characteristics of TERA in fluorocarbon and halogen-based plasma chemistries are discussed. Finally, the formation of 135 nm and 120 nm deep trench patterns in thick dielectric stacks using TERA in conjunction with commercial 248 nm and 193 nm resists, respectively is demonstrated. The extendibility of this approach to pattern silicon without roughening or 'microcrevicing' using sub-200 nm thick resists is motivated.
机译:使用单层抗蚀剂工艺结合有机抗反射涂层(ARC)对介电堆栈中的150 nm以下特征进行构图变得非常困难。典型的有机ARC开放式蚀刻工艺具有较差的ARC抗蚀剂选择性(〜0.7),并伴有临界尺寸(CD)损失。残留的抗蚀剂通常不足以防止后续蚀刻过程中出现诸如衬底“微缝隙”之类的伪影。已经研究了将PECVD沉积的氮化钛和氮氧化硅膜用作ARC层,但是它们的基本性质导致在抗蚀剂/ ARC界面处形成残留物。我们已经开发出一种PECVD沉积材料TERA(可调节耐蚀性ARC),它在248 nm和193 nm波长下可作为ARC,并提供出色的蚀刻选择性以抵抗超过有机ARCs +所获得的蚀刻选择性。此外,这种材料在随后的介电刻蚀步骤中具有出色的硬掩模性能。通过控制前体组成和沉积条件,可以轻松调整这些膜的光学性能,以最小化任一成像波长下的基板反射率。该膜与248 nm和193 nm的抗蚀剂兼容-图案化过程中未观察到立足,底切或残留物。可以对膜进行选择性蚀刻以产生抗蚀剂(选择性约为2.5),从而在ARC开放蚀刻过程中减少了抗蚀剂消耗。与抗蚀剂相比,TERA表现出更好的抗蚀刻性,同时对介电叠层进行构图-氧化硅对TERA的选择性超过8。在本文中,讨论了利用TERA实现的出色的光学可调性和基板反射率控制。显示了使用248 nm,193 nm和电子束抗蚀剂的清洁光刻技术。讨论了在碳氟化合物和卤素基等离子体化学中TERA的蚀刻特性。最后,展示了使用TERA分别与商用248 nm和193 nm抗蚀剂一起在厚介电堆栈中形成135 nm和120 nm深沟槽图案的情况。激发了这种方法的可扩展性,该方法可使用厚度小于200 nm的抗蚀剂在不进行粗糙化或“微裂缝化”的情况下对硅进行图案化。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号