首页> 外文会议>Communications >A low-triggering circuitry for dual-direction ESD protection
【24h】

A low-triggering circuitry for dual-direction ESD protection

机译:用于双向ESD保护的低触发电路

获取原文
获取原文并翻译 | 示例

摘要

A novel low-triggering, dual-direction on-chip ElectrostaticnDischarge (ESD) protection circuitry is designed to protect integratedncircuits (ICs) against ESD surges in two opposite directions. Thencompact circuit features low triggering (7.5 V), short response timen(<1 ns), symmetric deep snapback I-V characteristics, and lownon-resistance (~Ω). It passed 14 kV HEM ESD test and is very areanefficient (80 V/μm). The design was predicted by simulation that fitsnmeasurement
机译:一种新颖的低触发,双向片上静电放电(ESD)保护电路旨在保护集成电路(IC)免受两个相反方向的ESD浪涌影响。紧凑的电路具有低触发(7.5 V),短响应时间n(<1 ns),对称的深度骤回I-V特性和低非电阻(〜Ω)的特点。它通过了14 kV HEM ESD测试,效率非常高(80 V /μm)。通过适合测量的仿真来预测设计

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号