FPGA design implementation of optimized RC5 block cipher

摘要

Today wireless communication is the fastest growing sector for transmission of digitally stored data. In wireless communication certain security protocols are used. The security layers of these protocols requires encryption algorithm to provide transmission security. In this paper, FPGA Design and implementation of optimized RC5 block cipher has been proposed considering the various aspect such as speed, area and power. RC5 block cipher is based on RC5 encryption algorithm. The parameter of RC5 encryption algorithm taken are word (w) = 32, round(r) = 4 and key (k) = 128. The simulation is done on Aldec Active HDL. For FPGA Design various results are obtained using Xilinx ISE Design Suite 14.1. The target board is vertex-6 and FPGA device Chosen is 6vlx75tff484-3. The proposed design ensures high throughput with 6-stage pipelined architecture for r = 4.