Low-power comparator design based on CMOS dynamic logic circuit

摘要

Here a new design of comparator is proposed which is based half precharged CMOS dynamic logic just by introducing few more transistors as précharge, transmission transistor which not only reduces the leakage current but improves the power consumption of circuit. For simulation, designing Microwind & DSCH software with 120/70 nm technology is used.