首页> 外文会议>IEEE International Conference on Solid-State and Integrated Circuit Technology;ICSICT-2012 >Circuit design challenges and trends in read sensing schemes for resistive-type emerging nonvolatile memory
【24h】

Circuit design challenges and trends in read sensing schemes for resistive-type emerging nonvolatile memory

机译:电阻型新兴非易失性存储器的读取传感方案中的电路设计挑战和趋势

获取原文
获取原文并翻译 | 示例

摘要

Nonvolatile memory has become a bottleneck in attempts to reduce the energy consumption of electronic systems. Several emerging forms of nonvolatile memory have shown promise in overcoming these difficulties, achieving faster write speeds and lower power operations than those afforded by Flash memories. Unfortunately, constraints related to bitline bias-voltage, small read cell current, and process variation detract considerably from the efficiency of read operations. This paper provides a review of the challenges and trends associated with the read sensing circuitry used in emerging nonvolatile memories.
机译:非易失性存储器已成为减少电子系统能耗的瓶颈。几种新兴形式的非易失性存储器已显示出克服这些困难的希望,与闪存相比,具有更快的写入速度和更低的功耗。不幸的是,与位线偏置电压,小的读取单元电流和工艺变化有关的约束大大降低了读取操作的效率。本文提供了与新兴非易失性存储器中使用的读感测电路相关的挑战和趋势的综述。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号