首页> 外国专利> GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING DEPOPULATED CHANNEL STRUCTURES USING SELECTIVE BOTTOM-UP APPROACH

GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING DEPOPULATED CHANNEL STRUCTURES USING SELECTIVE BOTTOM-UP APPROACH

机译:门 - 全绕集成电路结构,具有使用选择性自下而上方法的分置通道结构

摘要

Gate-all-around integrated circuit structures having depopulated channel structures, and methods of fabricating gate-all-around integrated circuit structures having depopulated channel structures using a selective bottom-up approach, are described. For example, an integrated circuit structure includes a vertical arrangement of nanowires above a substrate. The vertical arrangement of nanowires has one or more active nanowires above one or more oxide nanowires. A first gate stack is over and around the one or more active nanowires. A second gate stack is over and around the one or more oxide nanowires.
机译:描述了具有缺位通道结构的栅极 - 全部集成电路结构,以及使用选择性自下而上接近的栅极 - 全周集成电路结构的制造方法,以及使用选择性自下而上的方法。 例如,集成电路结构包括纳米线的垂直布置在基板上方。 纳米线的垂直布置在一个或多个氧化物纳米线上方具有一个或多个活性纳米线。 第一栅极堆叠在一个或多个有源纳米线上方和周围。 第二栅极堆叠在一个或多个氧化物纳米线上方和周围。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号