首页> 外国专利> TRANSIENT-VOLTAGE-SUPPRESSION DIODE STRUCTURE AND MANUFACTURING METHOD THEREOF

TRANSIENT-VOLTAGE-SUPPRESSION DIODE STRUCTURE AND MANUFACTURING METHOD THEREOF

机译:瞬态电压抑制二极管结构及其制造方法

摘要

A transient-voltage-suppression diode structure and a manufacturing method thereof are disclosed. The structure includes a P type base substrate, an N type epitaxial layer, a P+ type implant layer, an N+ type implant layer, a plurality of deep trench portions, an interlayer dielectric layer and a first metal layer. The N type epitaxial layer is disposed on the P type base substrate. The P+ type implant layer and the N+ type implant layer are embedded within the N type epitaxial layer. The deep trench portions pass through the N type epitaxial layer and are connected with the P type base substrate. The first metal layer is disposed on the interlayer dielectric layer and connected with the P+ type implant layer, the N+ type implant layer, and the deep trench portions. The deep trench portions connected with the first metal layer are configured to form a silicon controlled rectifier.
机译:公开了一种瞬态电压抑制二极管结构及其制造方法。该结构包括P型基础基底,N型外延层,P +型植入层,N +型植入层,多个深沟部分,层间介电层和第一金属层。 N型外延层设置在P型基底基板上。 P +型植入层和N +型植入层嵌入n型外延层内。深沟槽部分通过N型外延层,并与P型基底基板连接。第一金属层设置在层间介电层上并与P +型植入层,N +型植入层和深沟部分连接。与第一金属层连接的深沟槽部分被配置为形成硅控制整流器。

著录项

  • 公开/公告号US2021225832A1

    专利类型

  • 公开/公告日2021-07-22

    原文格式PDF

  • 申请/专利权人 MOSEL VITELIC INC.;

    申请/专利号US202016918460

  • 发明设计人 CHI-NENG CHOU;HSIU-FANG LO;YUNG-AN SUN;

    申请日2020-07-01

  • 分类号H01L27/02;H01L29/861;H01L29/66;

  • 国家 US

  • 入库时间 2022-08-24 20:03:18

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号