A clock rate generator which can be programmed to provide an output clock that is N/M times the rate of a standard clock where N and M are integers. The generator comprises a counter (20), a programmable memory (30), reset logic (40) and a clocking control (50). A standard clock is applied to the counter so that the counter is advanced by one for each clock bit. The output of the counter is connected to the input lines of the programmable memory where a pattern of binary ones and zeros are stored. The output of the programmable memory is applied to the clocking control to combine successive bits of the same polarity. The divisor M is determined by the number of standard clock counts between successive resets of the counter. The multiplier N is determined by the number of output cycles from the clocking control between successive resets of the counter.
展开▼
