首页>
外国专利>
Method of making very short channel length MNOS and MOS devices by double implantation of one conductivity type subsequent to other type implantation
Method of making very short channel length MNOS and MOS devices by double implantation of one conductivity type subsequent to other type implantation
A method for manufacturing MNOS memory transistors with very short channel lengths in silicon gate technology. In a substrate of a first semiconductor type, source and drain zones of MNOS and MOS components of a second conductivity type opposite the first conductivity type are provided. The edges of gate electrodes, with reference to the plane of the substrate surface, lie perpendicularly and self-adjusting over the edges of the source and drain zones, whereby the source and drain zones generated in the substrate are manufactured by means of ion implantation upon employment of the gate electrodes as the implantation mask.
展开▼