首页> 外国专利> SYSTEM FOR SUPERVISING STUFF MULTIPLEXING DEVICE

SYSTEM FOR SUPERVISING STUFF MULTIPLEXING DEVICE

机译:监督工作台多工设备的系统

摘要

PURPOSE:To reduce the scale of a supervisory circuit and to improve reliability by adding a bit of parity information to a stuff pulse in a multiplexing format and checking a parity bit. CONSTITUTION:Stuffing is executed by the 'misalignment' of a phase difference and a stuff pulse is inserted in accordance with a high-order group multiplexing format. The stuff pulse is used as a parity bit, the number of marks of the data bit until the stuff pulse is inserted is counted, and in the case of an even number, '1' is inserted as the parity bit or '0' is inserted. Respective low-order group signals count the number of marks in parity checking circuits 81, 82-8n, check an even parity or an odd parity and obtain the matching with the parity bit. Here, when a hard fault exists, the matching cannot be obtained and the can be discovered.
机译:目的:通过向多路复用脉冲的填充脉冲中添加一个奇偶校验信息位并检查一个奇偶校验位,来减小监控电路的规模并提高可靠性。组成:填充是通过相位差的“未对准”来执行的,并且按照高阶组多路复用格式插入填充脉冲。填充脉冲用作奇偶校验位,对直到插入填充脉冲之前数据位的标记数进行计数,在偶数的情况下,奇偶校验位插入为“ 1”,或为0已插入。各个低阶组信号对奇偶校验电路81、82-8n中的标记数进行计数,检查偶数奇偶校验或奇数奇偶校验,并获得与奇偶校验位的匹配。在此,当存在硬故障时,无法获得匹配并且可以发现。

著录项

  • 公开/公告号JPS63209238A

    专利类型

  • 公开/公告日1988-08-30

    原文格式PDF

  • 申请/专利权人 NEC CORP;

    申请/专利号JP19870040341

  • 发明设计人 MIYAMOTO HIDETO;

    申请日1987-02-25

  • 分类号H04J3/07;H04J3/14;

  • 国家 JP

  • 入库时间 2022-08-22 07:05:00

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号