首页>
外国专利>
Application of deep-junction non-self-aligned transistors for suppressing hot carriers
Application of deep-junction non-self-aligned transistors for suppressing hot carriers
展开▼
机译:深结非自对准晶体管在抑制热载流子中的应用
展开▼
页面导航
摘要
著录项
相似文献
摘要
A structure and method of fabricating same is provided for a deep junction, non-self-aligned MOS transistor for suppressing hot carrier injection. According to the invention, dopant is introduced into a semiconductor substrate of a first conductivity type to form first and second spaced-apart substrate regions of opposite conductivity in the substrate. The first and second regions will become the source and drain regions of a deep junction, non-self-aligned MOS transistor having an effective channel length less than about 3.5 microns. The junction depth of the source and drain regions is greater than about 4000 Angstroms. Next, a layer of dielectric material is formed over the substrate. A region of conductive material is then formed over the dielectric material to serve as the gate of the MOS device. The resulting deep junction device has improved reliability as compared to self-aligned MOS devices of comparable effective channel length.
展开▼