首页> 外国专利> Multi-zone semiconductor DRAM - has connection areas with connecting lines on layers, crossing over memory layers

Multi-zone semiconductor DRAM - has connection areas with connecting lines on layers, crossing over memory layers

机译:多区域半导体DRAM-具有连接层,连接层在层上跨越存储层

摘要

Two storage devices are formed on a chip from preselected layers. A driver circuit or a store driver is formed on the chip for driving the two storage devices, the two devices being respectively on the one and the other side of the driver. One or more connection areas are formed on the chip to receive externally introduced signals, and predetermined potentials. One or more connecting lines are formed of a layer different to the preselected layers, and are in circuit between the connection areas and the driver, the connecting lines being so formed that these cross one of the first and second storage devices. Pref. each storage device comprises a storage matrix arranged in blocks with bit and word lines, the word lines having plural low resistance lines coupled to them. ADVANTAGE - No increase in chip area due to lines.
机译:由预选层在芯片上形成两个存储设备。在芯片上形成驱动器电路或存储驱动器,以驱动两个存储设备,这两个设备分别位于驱动器的一侧和另一侧。在芯片上形成一个或多个连接区域,以接收外部引入的信号和预定电位。一个或多个连接线由与预选层不同的层形成,并且在连接区域和驱动器之间处于电路中,连接线被形成为使得它们与第一和第二存储装置中的一个交叉。首选每个存储器件包括存储矩阵,该存储矩阵以位线和字线成块布置,字线具有耦合到它们的多条低电阻线。优势-不会因线路而增加芯片面积。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号