Cascade assembly of transistors in parallel realised in hybrid circuit technology

摘要

This mounting is such that the semiconductor chips forming the different transistors of this circuit are organized in a matrix in which the various columns are formed on a first network of conductive tracks and separated by a second and a third arrays of conductive tracks, said networks being respectively connected to the different bonding pads of semiconductor chips.