首页>
外国专利>
Cascade assembly of transistors in parallel realised in hybrid circuit technology
Cascade assembly of transistors in parallel realised in hybrid circuit technology
展开▼
机译:用混合电路技术实现晶体管的级联并联
展开▼
页面导航
摘要
著录项
相似文献
摘要
This circuit is such that the semiconductor chips constituting the various transistors of the circuit are organized in a matrix in which the various columns are formed on a first network of conductor tracks and are separated by second and third networks of conductor tracks, said networks being connected to respective different connection tabs of the semiconductor chips.
展开▼