首页>
外国专利>
High-performance pipelined central processor for predicting the occurrence of executing single-cycle instructions and multicycle instructions
High-performance pipelined central processor for predicting the occurrence of executing single-cycle instructions and multicycle instructions
展开▼
机译:高性能流水线中央处理器,用于预测执行单周期指令和多周期指令的发生
展开▼
页面导航
摘要
著录项
相似文献
摘要
A pipelined central processor capable of executing both single- cycle instructions and multicycle instructions is provided. An instruction fetch stage of the processor includes an instruction cache memory and a prediction cache memory that are commonly addressed by a program counter register. The instruction cache memory stores instructions of a program being executed and microinstructions of a multicycle instruction interpreter. The prediction cache memory stores interpreter call predictions and interpreter entry addresses at the addresses of the multicycle intructions. When a call prediction occurs, the entry address of the instruction interpreter is loaded into the program counter register on the processing cycle immediately following the call prediction, and a return address is pushed onto a stack. The microinstructions of the interpreter are fetched sequentially from the instruction cache memory. When the interpreter is completed, the prediction cache memory makes a return prediction. The return address is transferred from the stack to the program counter register on the processing cycle immediately following the return prediction, and normal program flow is resumed. The prediction cache memory also stores branch instruction predictions and branch target addresses.
展开▼