首页>
外国专利>
Timer input control circuit and counter control circuit
Timer input control circuit and counter control circuit
展开▼
机译:定时器输入控制电路和计数器控制电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
A circuit having a delay circuit provided with a gate for converting the output signal of an SR flip-flop into a signal with a delay equal to or more than the clock pulse width enough for count operation and leading the logical addition between the signal and system clock and the logical multiplication between the signal and counter write signal to the direct reset input of a transparent latch 7 and for realizing read-on-the-fly or write-on-the-fly operation even if timer input does not synchronize with the system clock.
展开▼