首页>
外国专利>
Process for forming twin well CMOS integrated circuits
Process for forming twin well CMOS integrated circuits
展开▼
机译:形成双阱CMOS集成电路的工艺
展开▼
页面导航
摘要
著录项
相似文献
摘要
A process of forming complementary insulated gate field effect transistors includes forming first and second well regions of first and second conductivity types in a planar semiconductor layer so that the well regions have an impurity retrograde impurity distribution profile. An insulator layer is then selectively formed with a first relatively thick insulator portion and thin gate portions. The first and second gates are formed on the relatively thin portions of the insulator layer. Insulator spacers are formed so as to extend laterally from the gates and from the relatively thick insulator portion. First impurities are introduced using the first gate and spacers as a mask to form first source and drain regions. Second impurities of an opposite conductivity type are introduced using the second gate and spacers as a mask to form source and drain regions of a complementary device.
展开▼