首页> 外国专利> Multiple data registers and addressing technology for block / flash write function of DRAM / VRAM main memory

Multiple data registers and addressing technology for block / flash write function of DRAM / VRAM main memory

机译:多个数据寄存器和寻址技术,用于DRAM / VRAM主存储器的块/闪存写功能

摘要

Advanced frame buffer configuration and data storage techniques for computer graphics display systems have been proposed to use a plurality of on-chip color registers. A plurality of on-chip color registers provide the ability to block write or flash write multiple chrominance information into the mainframe buffer video memory. Addressing for a plurality of color registers is accomplished in a column address strobe (CAS) cycle page mode speed for both register loading and block or flash writing of register contents to the main memory array.
机译:已经提出了用于计算机图形显示系统的高级帧缓冲器配置和数据存储技术,以使用多个片上颜色寄存器。多个片上颜色寄存器提供了阻止将多个色度信息写入或闪存写入主机缓冲视频存储器的功能。多个彩色寄存器的寻址以列地址选通(CAS)周期页面模式速度完成,以用于寄存器加载以及将寄存器内容的块或闪存写入主存储器阵列。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号