首页>
外国专利>
Apparatus and method for estimating time delays using unmapped combinational logic networks
Apparatus and method for estimating time delays using unmapped combinational logic networks
展开▼
机译:使用无映射组合逻辑网络估计时间延迟的装置和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A new method and structure are provided for simulating the time delay associated with signal propagation through a mapped and optimized logic network for a selected target technology using only information from an unmapped logic network. For each target technology, the method and structure include the time delay characteristics of the mapping and optimization strategies used to generate an optimized network using the library of standard gates for that target technology. The functional complexity of each unmapped logic node and the complexity of the fanout for each unmapped logic node are also included in the simulated time delay.
展开▼