首页>
外国专利>
Method and apparatus to reuse existing test patterns to test a single integrated circuit containing previously existing cores
Method and apparatus to reuse existing test patterns to test a single integrated circuit containing previously existing cores
展开▼
机译:重用现有测试模式以测试包含先前存在的内核的单个集成电路的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
Test vectors are applied to a single integrated circuit containing at least one logic core for which a preexisting test vector set exists. Each test vector ordinarily applied in one cycle to test a core by itself, is converted into a first and second test vector. The first test vector is applied to input pins of the single integrated circuit during a first time period. Test registers connected to the input pins of the integrated circuit are loaded with signal values from the first test vector. The test registers are loaded according to a load signal. The test registers are connected between the input pins and a first set of drivers, the drivers being connected to the logic core under test. The second test vector is applied through the input pins to a second set of drivers during a second time period. A test mode signal is provided from a test interface to control the drivers. The signals stored in the test registers are provided concurrently with the signals applied to the input pins of the integrated circuit during the second time period to the logic core under test through the first and second drivers respectively.
展开▼