首页>
外国专利>
Method for fabricating a deep submicron mosfet device using an in- situ polymer spacer to decrease device channel length
Method for fabricating a deep submicron mosfet device using an in- situ polymer spacer to decrease device channel length
展开▼
机译:使用原位聚合物垫片来减小器件通道长度的深亚微米mosfet器件的制造方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A process for fabricating a deep submicron MOSFET device has been developed, featuring a local threshold voltage adjust region in a semiconductor substrate, with the threshold voltage adjust region self aligned to an overlying polysilicon gate structure. The process consists of forming a narrow hole opening in a dielectric layer, followed by an ion implantation procedure used to place the threshold voltage adjust region in the specific area of the semiconductor substrate, underlying the narrow hole opening. A polysilicon deposition, followed by a chemical mechanical polishing procedure, results in the creation of a narrow polysilicon gate structure, in the narrow hole opening, self aligned to the threshold voltage adjust region.
展开▼