首页>
外国专利>
Self-aligned N+/P+ doped polysilicon plugged contacts to N+/P+ doped polysilicon gates and to N+/P+ doped source/drain regions
Self-aligned N+/P+ doped polysilicon plugged contacts to N+/P+ doped polysilicon gates and to N+/P+ doped source/drain regions
展开▼
机译:自对准N + / P +掺杂的多晶硅插入触点到N + / P +掺杂的多晶硅栅极和N + / P +掺杂的源极/漏极区域
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for preparing an SRAM or DRAM structure on a substrate with an oppositely doped well therein, a field oxide region extending above and between the well and the substrate, first and second NMOS transistors on the silicon substrate, an NMOS word line transistor over the field oxide region, and a PMOS transistor on the silicon well. The source and drain regions of each of the PMOS transistor and the first and second NMOS transistors each have a doped polysilicon plug making contact therewith. The NMOS word line has a polysilicon plug contacting the gate electrode thereof. Each polysilicon plug is isolated one from another, has the same doping as the region with which it makes contact, and is self-aligned to surrounding structures due to etchant selectivities and photoresist masks. The SRAM or DRAM structure is formed in an inventive process having two masking steps, where each masking step opens areas for self-aligned plugs having a common doping and opens a region above the NMOS word line.
展开▼