首页>
外国专利>
Integrated circuit non-etch technique for forming vias in a semiconductor wafer and a semiconductor wafer having vias formed therein using non-etch technique
Integrated circuit non-etch technique for forming vias in a semiconductor wafer and a semiconductor wafer having vias formed therein using non-etch technique
展开▼
机译:用于在半导体晶片中形成通孔的集成电路非蚀刻技术以及使用非蚀刻技术在其中形成有通孔的半导体晶片
展开▼
页面导航
摘要
著录项
相似文献
摘要
A semiconductor wafer and a method of forming vias in a semiconductor wafer having opposite first and second planar surfaces and predetermined thickness includes forming a plurality of first channels of first predetermined depth along a first direction in the first planar surface of the semiconductor wafer and forming a plurality of second channels of second predetermined depth along a second direction in the second planar surface of the semiconductor wafer. The first and second predetermined depths of the channels are selected such that vias are formed through the semiconductor wafer. The channels may be formed by saw cutting or scribing the planar surfaces of the semiconductor wafer. A plurality of circuit devices may be formed on the first planar surface of the semiconductor wafer prior to forming the plurality of first and second channels. A metallic layer is deposited within the vias and on the first and second planar surfaces to provide electrical connection between the circuit devices and the second planar surface of the semiconductor wafer through the vias.
展开▼