首页> 外国专利> Method and method for forming an integrated circuit structure having enhanced metal silicide contacts using notched sidewall spacers on gate electrodes

Method and method for forming an integrated circuit structure having enhanced metal silicide contacts using notched sidewall spacers on gate electrodes

机译:使用栅电极上的缺口侧壁间隔物形成具有增强的金属硅化物触点的集成电路结构的方法和方法

摘要

A method of forming an improved metal silicide contact on a gate electrode and a source / drain region of an MOS device of an integrated circuit structure formed on a silicon substrate is described. The metal silicide contact is first formed by forming a silicon oxide layer on the exposed portion of the silicon substrate and the exposed surface of the previously formed polysilicon gate electrode. Silicon nitride sidewall spacers are then formed on the oxide on the sidewalls of the gate electrode by anisotropically etching the silicon nitride layer after depositing a layer of silicon nitride over the entire structure. The source / drain regions are formed in the silicon substrate adjacent to the nitride spacers, which are then in contact with the oxide etch to remove oxide from the top surface of the gate electrode and the substrate surface on the source / drain regions. During the oxide etch step, notches having aspect ratios of 1 or less are formed at the exposed edges of the oxide between the silicon nitride spacers and the substrate, or between the gate electrodes. A metal layer, which can then react with the exposed silicon to form a metal suicide contact, is deposited to cover the entire surface and into the notch. After the metal silicide is formed by the reaction of the metal with the silicon surface in contact with the metal, a notch is formed in the oxide layer on the sidewall of the electrode as well as on the top surface of the polysilicon gate electrode to form a metal silicide gate contact The remaining unreacted metal is removed. An extended area of the metal silicide source / drain contact is also formed on the exposed silicon surface of the source / drain region and on a portion of the silicon substrate beneath the exposed nitride spacer due to notches formed in the oxide below the nitride spacer.
机译:描述了一种在形成于硅衬底上的集成电路结构的MOS器件的栅电极和源/漏区上形成改进的金属硅化物接触的方法。首先通过在硅衬底的暴露部分和先前形成的多晶硅栅电极的暴露表面上形成氧化硅层来形成金属硅化物接触。然后,通过在整个结构上沉积氮化硅层之后各向异性蚀刻氮化硅层,在栅电极的侧壁上的氧化物上形成氮化硅侧壁间隔物。源极/漏极区形成在与氮化物间隔物相邻的硅衬底中,然后使其与氧化物蚀刻接触以从栅电极的顶表面和源极/漏极区上的衬底表面去除氧化物。在氧化物蚀刻步骤期间,在氮化硅隔离物与衬底之间或在栅电极之间的氧化物的暴露边缘处形成具有长宽比为1或更小的切口。然后沉积可以与暴露的硅反应以形成金属硅化物接触的金属层,以覆盖整个表面并进入凹口。在通过金属与与金属接触的硅表面的反应形成金属硅化物之后,在电极的侧壁以及多晶硅栅电极的上表面的氧化物层中形成切口。金属硅化物栅极触点除去残留的未反应金属。由于在氮化物隔离物下方的氧化物中形成的凹口,在源/漏区的暴露的硅表面上以及在暴露的氮化物隔离物下方的硅衬底的一部分上也形成了金属硅化物源/漏接触物的扩展区域。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号