A hardware verification module performs simulation for hardware verification with input from an RT-level processor model and an RT-level hardware description. All abstraction module abstracts from the RT-level hardware description on a processor input/output instruction operation level to generate an abstracted description describing an instruction- level hardware description. A software verification module performs simulation for software verification with input from an instruction- level processor model and the abstracted description.
展开▼