首页>
外国专利>
Circuit for the generation of a scanning clock in an operational analysis device of the serial type for an integrated circuit
Circuit for the generation of a scanning clock in an operational analysis device of the serial type for an integrated circuit
展开▼
机译:在用于集成电路的串行类型的操作分析设备中用于生成扫描时钟的电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
The circuit comprises a first switching circuit which receives at an input a system clock normally provided for the operation of the integrated circuit and produces at an output a machine clock normally coincident with the system clock, circuitry for clamping the first switching circuit responsive to a firing signal of the serial operational analysis device determines which state the machine clock is clamped in and second switching circuit which receives at an input the system clock and is responsive to the firing signal to produce a scanning clock which repeats the system clock in an inverted or non- inverted manner according to the state in which the machine clock has been clamped.
展开▼