首页> 外国专利> CIRCUIT AND METHOD FOR GENERATING M SEQUENCE AND CIRCUIT FOR GENERATING PN SEQUENCE

CIRCUIT AND METHOD FOR GENERATING M SEQUENCE AND CIRCUIT FOR GENERATING PN SEQUENCE

机译:用于产生M序列的电路和方法以及用于产生PN序列的电路

摘要

PROBLEM TO BE SOLVED: To provide an M sequence generating circuit for quickly calculating a register state when an arbitrary phase is shifted without increasing memory amounts by applying a mask pattern from a phase calculating means to an M sequence from an M sequence generating means, and outputting an M sequence in which an arbitrary phase is shifted. SOLUTION: A mask table 101 stores each mask value for obtaining the state of each register at the time of shifting an arbitrary phase as table data. A mask selecting part (phase calculating part) 102 selects a mask pattern corresponding to a phase from the mask table 101 based on inputted phase information, and outputs it to a mask part 104. A normal reference M sequence is outputted from an M sequence generating part 103, and an M sequence for generating the delayed M sequence is outputted to the mask part 104. The mask part 104 applies the mask pattern from the mask selecting part 102 to the M sequence from the M sequence generating part 103, and outputs the M sequence in which an arbitrary phase is shifted.
机译:解决的问题:提供一种M序列产生电路,通过将来自相位计算装置的掩模图案施加到来自M序列产生装置的M序列上,以在不增加存储量的情况下快速计算移位任意相位时的寄存器状态,以及输出其中移动了任意相位的M序列。解决方案:掩码表101存储每个掩码值,以获取在移位任意相位时每个寄存器的状态,作为表数据。掩模选择部分(相位计算部分)102基于输入的相位信息从掩模表101中选择与相位相对应的掩模图案,并将其输出到掩模部分104。正常参考M序列从M序列生成器输出。部分103,将用于产生延迟的M序列的M序列输出到掩模部分104。掩模部分104将来自掩模选择部分102的掩模图案应用于来自M序列产生部分103的M序列,并输出。任意相位发生偏移的M序列。

著录项

  • 公开/公告号JPH11340799A

    专利类型

  • 公开/公告日1999-12-10

    原文格式PDF

  • 申请/专利权人 OKI ELECTRIC IND CO LTD;

    申请/专利号JP19980147633

  • 发明设计人 SASAKI YOSHINORI;

    申请日1998-05-28

  • 分类号H03K3/84;G06F7/58;H04B1/707;

  • 国家 JP

  • 入库时间 2022-08-22 01:59:31

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号