首页> 外国专利> Concurrent timed digital system design method and environment

Concurrent timed digital system design method and environment

机译:并发定时数字系统设计方法和环境

摘要

The present invention provides a design method and a design environment of an essentially digital system.The system is described as a set of threads in a description language. The set of threads defines a representation or model of the digital system. The method further comprises the steps of: 1. associating with each of the threads a variable whose value represents local timing for that thread when the thread is executed on a processing engine; 2. concurrently creating second threads being refinements of at least part of the first process threads and having more detail while remaining within the specification of the digital system, the second threads defining a second representation of the digital system; 3. assigning to each new second thread a value for the local timing variable; and 4. repeating steps 2 and 3 to produce second threads of greater detail defining further representations of the digital system until the granularity of the representation of the digital system is finer than a predetermined threshold.;The design environment includes a first description of the digital system in a description language as a set of first process threads, each of the threads being associated with a variable whose value represents a local time of the thread when the thread is executed on a processing engine; means for concurrently generating second process threads from at least a part of the first process threads, the second threads having more detail while remaining within the specification of the digital system, the second process threads defining a second representation of the digital system; means for associating a variable to each second process thread having a value representing the local time of that second thread; means for executing the first or second representation of the digital system, the executing means comprising: a scheduler for concurrently executing the threads, the scheduler selecting the next thread to be processed such that variables shared by different threads are accessed in order of increasing value for the local time variable of the threads.
机译:本发明提供了本质上是数字系统的设计方法和设计环境。该系统被描述为描述语言中的一组线程。线程集定义了数字系统的表示或模型。该方法还包括以下步骤:1.当在处理引擎上执行该线程时,将其值表示该线程的本地定时的变量与每个线程相关联; 2.同时创建第二线程,该第二线程是对第一处理线程的至少一部分的改进,并且在保持在数字系统的规范内的同时具有更多细节,第二线程定义了数字系统的第二表示; 3.为每个新的第二线程分配本地定时变量的值;和4.重复步骤2和3以产生更详细的第二线程,以定义数字系统的进一步表示,直到数字系统表示的粒度小于预定阈值为止。设计环境包括对数字的第一描述。系统以描述语言作为一组第一处理线程,每个线程与一个变量相关联,该变量的值表示在处理引擎上执行该线程时的本地时间;用于从第一过程线程的至少一部分中并发地产生第二过程线程的装置,第二线程在保持在数字系统的规格范围内的同时具有更多细节,第二过程线程定义了数字系统的第二表示;用于将变量与每个第二处理线程相关联的装置,该变量具有代表该第二线程的本地时间的值;用于执行数字系统的第一或第二表示的装置,该执行装置包括:用于同时执行线程的调度器,该调度器选择下一个要处理的线程,从而使得不同线程共享的变量以值递增的顺序被访问。线程的本地时间变量。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号